Abstract-In an embedded system, the cost of storing a program on-chip can be as high as the cost of the microprocessor itself. We examine how much a given application's program size can be reduced when an instruction set is tailored to the application. We provide different algorithms for calculating an optimized instruction set and evaluate their impact on the size of several benchmark programs. Our results show that an average reduction of 11% is possible, and further improvement can be achieved by changing the instruction length of the given architecture. However compiling other applications with such an optimized instruction set might produce larger code sizes.
I. INTRODUCTION
In embedded systems the cost of memory used for the instructions can be a significant part of the overall system cost. Therefore, many techniques have been employed to reduce the code size of a program. Examples are the use of procedural abstraction, code compression and tailored instruction sets. This work focusses on determining the reduction in code size which can be achieved by an optimal encoding of the processor's instruction set. Our target architecture (xDSPcore [KHPP04] , an experimental digital signal processing architecture) supports two instruction sizes -one or two instruction words. Instruction set optimization is achieved by a statical analysis of the compiled program and by giving shorter encodings to frequently occurring instructions. In this paper, we present two algorithms that differ in their run time and in their degree of optimality. Since an instruction set that is optimized for one application will affect the code size for other applications, we also examine this effect.
The next section introduces related work on the subject. In section III, we present the problem and explain the optimization framework. Section IV describes a heuristic approach and section V covers an optimal algorithm based on integer linear programming. The results of a detailed experimental evaluation are presented in section VI.
II. RELATED WORK A. Instruction Set Design
One of the earliest studies into automatic instruction set design was done by Haney [Hay68] . He model of the operations and a constraint on the total cost. The ISDS then generates an instruction set by adding features to the operations such that the total value is maximized while staying within the limits. While Haney's work relied on the user to supply costs and values, Knuth analyzed existing machines to provide data for the design of future machines [Knu71] . He did a comparative analysis of FORTRAN programs from industry and commerce. Knuth examined 440 programs and discovered that the average expression has only two operands, indicating that support for complex instructions is perhaps unjustified.
Sweet and Sandman [SJGS82] analyzed the instruction set of the MESA architecture, a Xerox PARC research project. Their result showed that, on average, the six most frequent instructions made up 50% of the total program size. They reduced the instruction set to 100 generic instructions and added 156 specialized instructions by either combining two operations or combining an operand value with an operation. Evaluation of their work showed an overall reduction in code size of 12%.
Bennet [Ben88] automated this process and applied it to automatically generate a byte-code instruction set for BCPL. In an iterative process, various transformations were applied to the canonical instruction set and the instruction with the greatest predicted code reduction was added to the existing instruction set. Experimental results showed a reduction in code size of about 14%.
Lee et al. [eLCD02] presented an instruction set synthesis technique that employs an efficient instruction encoding method to achieve maximal performance improvement. They built a library of complex instructions with various encoding alternatives and selected the best set of complex instructions while satisfying the instruction bitwidth constraint. They solved the problem by integer linear programming and also by a heuristic algorithm. Evaluation of their algorithm showed improvements of up to 38% over the native instruction set for several benchmark applications.
Holmer [Hol94] , [Hol93] introduced new concepts in instruction set design. He presented a tool for assisting in the complete design of instruction sets. His tool took a data path and a set of benchmarks as input and produced as output an instruction set which optimizes a metric. He transformed the set of benchmark programs into a large set of symbolic state transitions each of which represents short code sequences.
Then optimal sets of instructions are determined for each such state transition, and the desired instruction set is the cover of instructions required by the solutions of the benchmark state pairs. Huang and Despain [HD94] built on the work of Holmer and further improved the algorithms in order to generate instruction sets targeted at application specific instruction processors.
Chang et al. [CTM04] proposed a new instruction synthesis paradigm based on a detailed analysis of opcode usage of the MiBench benchmark suite for the ARM Thumb-2 architecture. Their analysis showed that for a wide range of embedded applications it is feasible to utilize a 16-bit instruction format. However each application program may require a different selection of operations and storage components. They suggested that the mapping of instruction set to microarchitecture be delayed until after chip fabrication in order to achieve the highest possible code density while utilizing the fabrication advantages of a mass produced single chip solution.
In [ARK99] Aditya et al. described a mechanism for automatic design and synthesis of very long instruction words (VLIW). The processor design is automatically synthesized into a detailed structural model using VHDL along with an estimate of its area. The system also generates the corresponding detailed machine description and instruction format description that can be used to retarget a compiler and an assembler, respectively. All this is part of an overall design system, called Program-In-Chip-Out (PICO), which has the ability to perform automatic exploration of the architectural design space.
B. Combined Compiler and Hardware techniques
Liao et al. [LDK99] presented an instruction set architecture (ISA) extension to enhance code compression. The idea is similar to procedural abstraction. They proposed the instruction: CALD address, len. Their CALD instruction executes len instructions at the corresponding address in a hardware dictionary. They built up the hardware dictionary by finding the most common code sequences for a given program. Choosing the code sequences, and an order for the code sequences in the dictionary requires some care, because CALD instructions can execute any substring of the dictionary.
In The environment on which we focus is based on an instruction set architecture (ISA) where each instruction is encoded using either a single instruction word (short instruction) or two instruction words (long instruction). The input to our algorithms is an existing instruction set and a set of compiled programs. The goal is to find an encoding of the instructions such that the binary size of the re-compiled input program becomes minimal. Figure 1 shows the concept of our work. A set of programs is compiled using the configurable C-Compiler of the architecture exploration system resulting in an assembler program. From that assembler output, we gather statistics on the usage of the instructions and their operands. Using this data we are able to generate an instruction set optimized to the input program's requirements. Recompiling the input program for this new instruction set results in an assembler program whose binary representation is smaller than the original one. The major task of the optimization algorithm is to decide whether to encode a specific instruction using a single instruction word or two instruction words. This decision is trivial for instructions which do not fit into a single instruction word. It is also trivial under the assumption that all instructions must not be changed in terms of functionality and the operand sizes. An algorithm similar to Huffman coding is able to find a solution for that reduced problem, i.e. an assignment of instructions to small and large encodings.
We focussed on the broader problem of optimizing the instruction set by creating new instruction variants, i.e. new instructions that are more specific than the original instructions they are based on. The idea is that any such specialized instruction a which implements a subset of instruction a's functionality needs fewer bits for encoding. The optimization potential results from the observation that a single program often uses only a subset of the processor's power. Some functions are never used or, at least, some of them are used more often than others. Immediate values and the sizes of offsets are often smaller than permitted by the original instruction set.
Let's assume that a specific instruction was originally encoded using two instruction words. Optimization might allow us to encode a specialized variant using only a single instruction word. So whenever the new specialized instruction is used instead of the original one we reduce the program's code size by one word.
When the original instruction was already encoded using a single instruction word we can't reduce the code size by introducing a new instruction. But we can free one slot in the single-word encoding space for other instructions by encoding this instruction using two words. This freed encoding space can then be used for a specialized version of another instruction.
B. Algebraic model
This section introduces an algebraic model of our optimization problem and some notations that will be used later on. Throughout this section we use ai for an instruction of the original instruction set S. -ai is used for instructions of the new instruction set S. The new instruction aio implements the same functionality as the original instruction ai. -ai (j > 0) represents a specialized version of ai.
The number of bits required to encode the operands and function flags of any given instruction is denoted as b(ai) and b(aij) respectively. We can formulate Lemma 1 which is trivial to prove: Lemma 1. Let ai be an instruction requiring b(ai) bits and let Si be the finite set of all instructions aij which implement all or part of ai's function; then the following is true:
An instruction set that is encoded using n bits gives space for encoding 2' different codes. We will name this encoding space or codespace. Any instruction requiring b bits for its operands consumes 2b bits of this available encoding space.
We denote this requirement as cs(ai) where cs(ai) 2b(ai) cs(aij) 2b(aij )
An instruction can be encoded using either a single instruction word of w-bits or using two instruction words totalling W = 2w bits. The length of an encoded instruction measured in bits is l(a). Whenever we reference the disjoint sets of the original and the new instruction set we will use: S = Sw u Sw,Sw n Sw = 0 Sw {a l(a) = w}, Sw = {al1(a) = W} S = Sw u Sw, Sw n Sw = 0 S", {a= (a) = w}, Sw = {all(a) = W} It is obvious that only instructions having b(a) < w, respectively b(a) < w, can be elements of SW, respectively SW I The input to our algorithms is a program P consisting of instructions from the original instruction set. As we are not interested in the order in which the instructions appear we can define P as a set of tuples. Each tuple contains a reference to the instruction a and the number of occurrences f. The same holds for the optimized program P, so that P = {(a,f) a C S,a occurs f times ,f > O} P= {(a,f) a C S,a occurs f times ,f > O} The size of program P and P is defined as:
The goal is to find a program-specific transformation Op of S onto S such that the resulting program is smaller in size.
Op must be valid with respect to the available code space.
: S -->S P= 9(P) <P The optimal transformation of all possible transformations holding the inequality above is denoted as 9*.
C. Modifications of the Architecture Exploration System
Part of the architecture exploration system is an optimizing C compiler and an assembler/linker. The assembler/linker is capable of resolving address labels and producing binary code. It also provides simple statistics on the offset lengths used by the instructions.
For our work, the statistics lacked some important details such as data on the usage of an instruction's different variants (e.g. how often a multiply operation is used in an integer or in a floating point context). In order to gather this data we had two choices: either keep the assembler's code untouched and analyze just the binary output -or modify the assembler such that it provides all the data we needed.
We chose a mixed approach and slightly modified the assembler such that it produces annotated linked code (see Fig. 2 ). From this output we were able to gather all the desired statistics without having to write a disassembler specific to the target architecture. To a large extent, this approach is also independent of our architecture exploration system itself. Any system capable of producing similar annotated code can benefit from our tool. Figure 2 shows an example of such annotated assembler code. The sample consists of two load instructions. The first loads the value from memory addressed by register RI into register DI. Afterwards the value of RI is implicitly incremented. The second instruction is similar -it loads the value in memory addressed by register R7 into the accumulator A3. Because the instruction set does not contain a simple (1)
Our goal is to design a n/2n-bit instruction set consisting of single word n-bit instructions and double word 2n-bit instructions. We transform this problem into the equivalent problem of finding an optimal 2n-bit instruction set. Each instruction that is short enough to be encoded using a single instruction word is represented twice. One single-word instance requires 2b(x)+± bits of the 22n encoding space and a double-word instance requires only 2b(x) bits. We call this total set of instruction candidates the intermediate representation. Figure  3 shows As we will see in section VI, the greedy algorithm produces quite good, but not always optimal, results. As soon as the available codespace is too small to hold the next element of the sorted input set, the optimality constraint is violated. Dropping an already selected element and choosing other elements instead might improve the overall result significantly.
The biggest advantage of our greedy algorithm is its running time. In contrast to all the other algorithms discussed later the greedy algorithm is amazingly fast. In theory, its solution might be far away from the optimum but due to the nature of our problem this is rather unusual. Practical results (see section VI) show a difference of less than 1% from the optimum. P(X) Ei P(X*)i c(x) Ei c(x*)i 
V. ILP-BASED ALGORITHM
The greedy algorithm is fast, but does not give optimal results. We tried an optimal algorithm based on a 0-1 knapsack but it did not produce a result after several days of computation time. This section describes how to formulate the instruction set optimization problem as an integer linear programming (ILP) The ILP formulated so far is sufficient for finding an optimal re-encoding of the original instruction set without any new instruction variants. In the next section, we will develop a more sophisticated model that covers that particular case.
B. Enhanced ILP maximization problem
For each new specialized instruction, we define a new binary variable Xj,k, k > 1. Original instructions are represented by the binary variable xj 0. Whenever an instruction is encoded as a single word the corresponding variable is 1, and 0 otherwise.
Constants w j,k, k > 0 represent the codespace that is required when encoding an instruction as a single word. We already know that it does not make sense to encode a specialized instruction as a double word as it is already covered by the original instruction. So we only need double word codespace for our original instructions represented by wj,o. Using these constants and the binary variables X k we are able to redefine our codespace constraint as in (6). The constant Pj,k counts all instruction instances of the input program that can be encoded by this specific instruction but not by another more specific one. All Pj,k sum to the number of original instruction instances (9). With these new constants and variables we can define our goal function as in (10). In order to complete our ILP model, we need to define some additional constraints that express the relations between the instruction variants. We know that it does not make sense to create a single-word instruction when a more general variant is already single-word encoded. This relation and the corresponding equation for our ILP model are expressed in the first line of (11). The second line expresses the relation between the Xj,k: whenever a more general instruction is counted as a single-word instruction then certainly all less general can, too. The third line expresses the fact that whenever an instruction is encoded as a single word we can instantly count it as such. Up to now, we considered all relations except one. When an instruction is counted as single-word encoded, it must either be encoded as such or one of its more general instructions is. This is expressed in (12).
Vb:YJb > xJ,bV(3aZ1b:xj,a b 1)y ( 
VI. EXPERIMENTAL RESULTS
Our work is based on an existing instruction set that was designed by experienced architects over a long period. The instruction set consists of 217 multi-purpose instructions; 130 of them are 20-bit instructions and 87 of them are 40 bits long. 58% of the 40-bit instructions require fewer than 20 bits for their operands. These instructions were possibly added to the instruction set by the architect at a later time when the 20-bit codespace was already nearly exhausted. Coding these instructions using a short word would have required a reorganiLzation of the existing instruction set encoding.
Statistics showed that fewer than 50% of the available instructions are ever used. This fact alone theoretically opens the potential for much optimization when we are allowed to create a reduced instruction set containing only the instructions that are actually used. However, only a few of the 51 40-bit instructions that require fewer than 20 bits are used by our benchmark programs. So the potential is rather small in practice.
We used a set of DSP benchmarks for our experimental results. The benchmarks were written in standard ANSI C and compiled using the optimizing C compiler of the architecture exploration system. Table I gives an overview of these compiled benchmark programs and some figures. For each benchmark we listed the number of distinct 20-and 40-bit instructions and the resulting total code size. All benchmark programs represent specific fields of DSP-related applications and to some extent they differ in their instruction set requirements. In order to represent a general purpose DSP application, we created a synthetic benchmark which is a combination of all other benchmarks. From table I we learn that 20% to 50% of our programs' code size is comprised of double-word instructions. At best, we can therefore theoretically achieve up to a 25% of reduction in code size when we are able to re-encode all 40-bit instructions using a single 20-bit word. In practice, the optimization potential is somewhat smaller -as we will see later on.
A. Locally optimized instruction sets
This section describes the results when constructing an optimized instruction set for the DSP-benchmark programs introduced in the previous section. Figure 6 shows for each benchmark application a comparison of the optimized 20/40-bit and 16/32-bit instruction set. When using single benchmark programs for the optimization, the 16/32-bit encoding results in a significantly smaller code size. When using all benchmark programs together (synthetic) the 20/40-bit and 16/32-bit instruction sets nearly give the same results.
B. Globally optimized instruction sets
For the data presented in table III, we created for each benchmark program a globally optimized 16/32-bit instruction set using the ILP algorithm. As the resulting instruction set contains all features of the original instruction set, we were able to recompile the other benchmark programs with this instruction set. As can be seen from table III, an instruction set optimized for one program can have a negative impact on the code size of other programs. The only global optimization that produced smaller code for all benchmark programs was the optimization for the synthetic benchmark. All other optimizations produced larger code for at least one other benchmark. We compared the execution time of the greedy and ILP algorithms. This was interesting as, in general, the ILP-based approach may not finish within reasonable time. The good runtime results of this algorithm are primarily a merit of the lp_solve application which includes several heuristics and sophisticated algorithms for solving ILP problems efficiently. Table IV shows the time the two algorithms spent computing a locally optimized 20-/40-bit instruction set. The times were measured on a Pentium III 900 MHz single-processor machine with all algorithms implemented in ANSI-C. As expected, the greedy algorithm is always the fastest one and finishes within a few milliseconds. The ILP based is also fast enough to be used for large problems. If, for very large problems, the ILP algorithm is not fast enough, the greedy algorithm could be used as fall back.
VII. CONCLUSION
In an embedded system, the cost of storing a program on-chip can be as high as the cost of the microprocessor itself. In this paper we developed a strategy for reducing this cost by reducing the code size of a given application. We achieved this by creating a new instruction set that is optimized 
